Discussion in 'Videocards - NVIDIA GeForce Drivers Section' started by boombastik, Jun 13, 2016.
I have read intel's pdf about x58 chipset. U can find it online.
there is a thread about irq/msi showthread.php?t=378044 but like HPET some people are for it and some are against it
as for MSI not being default? cause IRQ is the safe bet and its better to not take risks on a setting that might affect some people negatively
holly carp i cant post links yet
i had MSI mode enabled before, but had to reenable after updating my nv drivers to Hotfix Driver 368.51
all pcie bus except #3 say pcie express end point and #3 (2nd 16x slot) says legacy pci express endpoint
There is no "current" reason for it, have Queried nvidia on the subject and they can't even remember why they do, but some digging I discovered that Nforce chipsets were 'incompatible'.
Same behavior on X299, the port type is listed as legacy.
Performance is great though, both in terms of framerate and frametimes and in line with the other 1080s out there:
To all gurus triggered by the word "legacy":
- it is just a term for endpoints with Input/Output capabilities.
I found that too,
The most important part
Interrupt-capable legacy devices may support legacy style interrupt generation using message requests but must also support MSI generation using memory write transactions.
I don't get where bombastik read in the x58 notes that interrupts fire on the ich10r, the x58 itself has interrupt registers, and if it were returning northbridge interrupts via the dmi connected ich10 it would be far to high in latency.
Section 8.1 completely rebukes his claims that interrupts are routed to the ICH, and infact its the reverse, ICH interrupts from PCX devices are fired on the IOH as described in section 8.4
Bombastik is correct, but in only a single scenario, when the system is configured to PIC, apic is disabled and the interrupts are fowarded to the ICH10,
This is NOT possible while maintaining multicore cpu capability, and also limits your system to 17 interrupts (0-16)
In all other cases, the IRQ is converted to an MSI via the IO/APIC and sent to the CPU.