New NAND Storage Development: SLC, MLC, TLC, QLC NAND ... going for PLC

Discussion in 'Frontpage news' started by Hilbert Hagedoorn, Aug 26, 2019.

  1. yasamoka

    yasamoka Ancient Guru

    Messages:
    4,875
    Likes Received:
    259
    GPU:
    Zotac RTX 3090
    The reason is that the number of bits expressed in a cell's voltage is an exponent.

    Flash cells are analog devices (as is everything physical). Each cell "stores" a single particular voltage.

    PLC, expressing 5 bits per cell, requires 2^5 = 32 distinct readable / writable voltage levels. 8 would require 2^8 = 256 distinct levels. They're not moving *from 4 to 5*, they're moving *from 16 to 32*.
     
    HandR likes this.
  2. Hilbert Hagedoorn

    Hilbert Hagedoorn Don Vito Corleone Staff Member

    Messages:
    48,541
    Likes Received:
    18,853
    GPU:
    AMD | NVIDIA
    Christ, what is this? Kindergarten? To both of you, keep it respectful.
     
  3. yasamoka

    yasamoka Ancient Guru

    Messages:
    4,875
    Likes Received:
    259
    GPU:
    Zotac RTX 3090
    Hilbert, kindly read through the thread and see for yourself who started the personal attacks. Fox always does this, this is not his first time and he does this when he is cornered. OmniDyne remained very very respectful right until it was not bearable anymore.
     

Share This Page